Index Terms-Gallium nitride, MOSFET, nanowire.
I. INTRODUCTION
T O CONTINUE the trend of reduced power consumption and improved device performance even as device scaling becomes ever more challenging, alternative device architectures are needed. By using a wrap-gate and onedimensional channel geometry, nanowire (NW) MOSFETs are a promising option to achieve sufficient electrostatic control in an ultra-scaled, highly-integrated transistor design [1] , [2] . NW MOSFET scaling not only allows higher current density and lower power consumption, but also enables higher device speed for low-power and high-frequency applications, as required for future wireless internet of things (IoT) nodes [2] , [3] . For these applications, highly-efficient switching is essential to achieve the power efficiency and performance required.
While Si and C-based NW devices have been demonstrated with excellent results [4] , [5] , gallium nitride (GaN) is an alternative channel material for NW MOSFETs that offers some unique features. The wide band gap of GaN (E g ∼ 3.4 eV) can suppress the device off-current, while the high electron mobility (μ e ∼ 1000 -2000 cm 2 /V-s) and comparatively large density of states mass (m * ∼ 0.2 m 0 ) enables high current density for high switching speed [6] - [14] . On the other hand, the wide band gap and chemical resistance also make GaN nanowire MOSFETs promising for operation in harsh environments (such as high temperature, radiation, and extreme pH levels). Nanowires in GaN can be formed by direct nanowire growth (e.g. [7] - [12] ) or by top-down lithography and etch processing (e.g. [13] , [14] ). While excellent device results have been obtained using top-down approaches [14] , direct growth of nanowire structures offers the potential for tighter dimensional control (via selective-area growth approaches) [8] , [9] and the avoidance of dry-etch related sidewall damage that must be ameliorated (typically through additional wet-etch steps) in top-down process flows [13] , [14] . In this Letter, GaN NW MOSFETs based on selectively-grown GaN nanowires exhibiting both appreciable transconductance (g m )-desirable for high-frequency operation-as well as near-ideal subthreshold slope (SS), is advantageous for improving detection sensitivity in sensors and reducing power consumption for signal processing in low-power applications, are demonstrated. This combination of high g m and low SS leads to a record-high intrinsic switching efficiency figure of merit, Q = g m /SS, for directly grown GaN nanowire FETs of 0.41 μS/μm-dec/mV. The impact of oxide-semiconductor interface states and parasitic access resistances on transistor performance are analyzed in detail. This study provides key insights into the primary performance limiters in selectivelygrown GaN NW MOSFETs as a promising device candidate for future ultra-scaled, low-power technology.
II. EXPERIMENT
The GaN NWs used in this work were grown using catalyst-free selective-area plasma-assisted molecular beam epitaxy (MBE) on Si (111) substrates. Compared with other NW formation approaches such as dry etching and vaporliquid-solid (VLS) growth, the catalyst-free selective-area growth is beneficial to avoid defects from etch damage and impurities from the catalyst, while yielding good control of the wire diameter during growth. The detailed growth process and conditions can be found in [15] and [16] . The NWs used here were uniformly doped with Si at a concentration of 1 ± 0.1 × 10 18 cm −3 , as estimated by Raman spectroscopy using the method described in [17] . removed from the growth substrate by ultrasonic agitation and dispersed onto the target substrate (10 15 cm −3 p-type silicon sample coated with 285 nm thick SiO 2 deposited by plasmaenhanced atomic layer deposition (ALD)). To fabricate the devices, source and drain contacts were defined with electron beam lithography (EBL) and electron-beam evaporation of Ti/Au (20/100 nm). The gate oxide Al 2 O 3 was then formed by thermal ALD using trimethylaluminum (TMA) as the precursor and H 2 O as oxidant at 300°C. The detailed ALD process can be found in [18] . A Ni/Au (20/100 nm) gate finger was then defined on top of the gate oxide by EBL, evaporation, and lift-off. To passivate Al 2 O 3 and Al 2 O 3 /GaN interface, the devices were annealed in forming gas (10% H 2 / 90% N 2 ) at 350°C for 30 minutes. Four-point test structures have been fabricated alongside the FETs using nanowires from the same growth run to measure wire transport [10] .
From the cross-sectional TEM taken under the gate in Fig. 1 (b) , a conformal Al 2 O 3 film of ∼16 nm is found to be formed at the hexagonal sidewall surface; the sidewalls of the nanowire are m-plane. The asymmetric hexagonal structure in Fig. 1 (b) arises from occasional imperfections in the electron beam lithography opening or buffer layer morphology. Due to the large surface-to-volume ratio, the nanowire MOSFET is sensitive to surface charges from the water vapor adsorption [19] . To minimize this effect, the sample was measured in nitrogen and stored under vacuum. The device performance can be recovered by heating the sample above 100°C in nitrogen or forming gas; this effect can be minimized by dielectric passivation. Fig. 2 shows the measured transfer and output characteristics of a typical GaN NW MOSFET with a gate length (L G ) of ∼274 nm and NW diameter of ∼146 nm; the current densities are normalized to circumference. In the transfer characteristics in Fig. 2(a) , the device shows a sharp turn-on behavior that exhibits an average SS (SS avg ) of 68 mV/dec for three decades of drain current and a drain-induced barrier lowering (DIBL) of ∼ 27 mV/V. As can be seen in Fig. 3 (a) , the measured SS does not depend on V DS . The transfer characteristics are insensitive to gate sweep direction; in the inset in Fig. 3(a) , the transfer curves at V DS = 1.0 V for gate sweeps in upward and downward direction are shown. Threshold voltage hysteresis of less than 50 mV was measured, and the SS avg was nearly unchanged (65 mV/dec for upward sweeps, vs. 68 mV/dec for downward sweeps). The SS versus drain current shown in Fig. 3(a) (for both forward and reverse sweeps) shows that the minimum SS approaches the thermionic limit of 60 mV/dec. The low SS avg and SS min, as well as small DIBL highlight the tight electrostatic control enabled by the wrap-around gate geometry and good dielectric/semiconductor interface quality.
III. RESULTS AND DISCUSSIONS
The off-current (I OFF ) and gate current (I G ) are on the order of 10 −7 μA/μm (limited by the semiconductor parameter analyzer noise floor), and the I ON /I OFF ratio is larger than 10 8 . Breakdown of the gate oxide occurs at a gate bias of 10 V, corresponding to an electric field of ∼6.3 MV/cm. The depletion-mode threshold voltage (−4.2 V) evident in Fig. 2 (a) is mainly caused by the large NW diameter, which requires a negative gate bias to fully deplete the channel. The output characteristics in Fig. 2 (b) exhibit good saturation with V DS , but an offset voltage can be observed in the turnon region, suggesting the presence of Schottky barriers at the contacts. Based on temperature-dependent measurements of the drain current at small V DS , a Schottky barrier height at the contacts of 0.29 eV was extracted. An on-current of 42 μA/μm was obtained at the drain bias of 4 V.
To study the quality of semiconductor/dielectric interface, the devices were also measured at temperatures from 77 to 297 K. Fig. 3 (b) shows the SS avg versus temperature (T ) relationship at V DS = 2.5 V. From a linear fit, SS avg reduces with T at a rate of 0.22 mV/dec-K. In the subthreshold region, the semiconductor capacitance from the depleted channel is much smaller than the gate oxide C ox . Using the gate-all-around MOSFET model, the oxide capacitance can be expressed as C ox = ε ox /(Rln(1+t ox /R)) per gate area [20] . For the device reported here, C ox is calculated to be 0.4 μF/cm 2 . Consequently, the density of interface trap states D it can be estimated using [21] :
where k is the Boltzmann constant and q is the electron charge. The average D it near the conduction band edge is extracted to smaller than ∼ 2.7 × 10 11 cm −2 eV −1 in the subthreshold region. The minimum "spot" SS measured, 60 mV/decade, suggests that the mid-gap D it is approaching 2.5 × 10 10 cm −2 eV −1 . This low effective D it , in conjunction with the favorable electrostatics of the wrap-gate nanowire geometry, enables near-ideal SS in these devices. The transconductance (g m ) of a typical device is shown in Fig. 4 . The extrinsic g m (solid line) peaks at 10.5 μS/μm for V DS = 2.5 V. Due to the combination of the small source and drain contact area, the Schottky-like nature of the unoptimized Ti/Au contacts, and the small cross section of the NW, the parasitic access resistance can contribute significantly to the MOSFET on-resistance (R ON ). The nanowire resistivity ρ is measured to be 0.03 -cm from four-point test structures fabricated alongside the FETs, corresponding to a bulk mobility of 208 cm 2 /V-s in the nanowire. The gate underlap region at drain or source side is approximately 150 nm, contributing a series resistance of ∼5.4 k. The access resistance, including the resistance contribution from contacts and NW bulk region, can be de-embedded from the transconductance to extract the intrinsic transconductance. The intrinsic transconductance g m,int can be estimated by the following expression [22] :
where
, R S and R D are the access resistance at source and drain sides, respectively, and g m and g d are the measured transconductance and output conductance, respectively [22] . R S and R D are differential access resistance from the V DS -I DS curve at V GS = 4 V calculated at the corresponding V DS bias points (i.e. 0.5, 1.0, 1.5, 2.0 and 2.5 V). Under these bias conditions, the drain Schottky contact is forward biased, while the source Schottky contact is reverse biased. Therefore, the drain contact resistance R D was assumed to be negligible relative to the source-side contribution R S . After correcting for the access resistance, the estimated g m,int has been greatly improved, especially at open-channel biases. At V DS = 2.5 V, the peak g m,int is estimated to be 27.8 μS/μm. Fig. 4 (b) presents a benchmarking comparison of g m versus SS avg for GaN nanowire FETs fabricated from directly grown wires. Contours of constant g m /SS avg are plotted to delineate different levels of low-power switching efficiency [23] . The devices reported in this work have the best switching efficiency (intrinsic Q=0.41 μS/μm-dec/mV) reported for any GaN nanowire FET using directly-grown nanowires, suggesting that these devices are promising for low-power applications. The main limitations of the current devices for low-power circuits are the high knee voltage and the negative threshold voltage. These factors can be addressed by optimizing the device design and fabrication. Optimized source/drain contacts (e.g. Ti/Al and optimized anneal conditions) can reduce the knee voltage. The threshold voltage can be controlled by both gate metal work-function engineering and reducing the nanowire doping. Numerical simulations (not shown) indicate that enhancementmode operation can be expected for Ni/Au gates with nanowire doping of 1 × 10 17 cm −3 .
IV. CONCLUSIONS
GaN NW MOSFETs with near-ideal SS, minimized DIBL, on/off ratio over 10 8 , appreciable I ON of 42 μA/μm, measured extrinsic g m of 10.5 μS/μm, intrinsic g m,int of 27.8 μA/μm and intrinsic switching efficiency Q of 0.41 μS/μm-dec/mV are demonstrated in this work. Based on temperature-dependent measurements, the average D it at the GaN/Al 2 O 3 interface is calculated to be 2.7×10 11 cm −2 eV −1 . Improvements in the contact resistance and access resistance (through self-aligned processing), as well as improved oxide/semiconductor interface quality, NW diameter and gate length scaling are promising for achieving enhancement mode operation as well as higher I ON and g m in GaN nanowire MOSFETs.
